Thomas will investigate productivity and performance of using HLS tools for generating FPGA codes for stencil computations.